PATENT COOPERATION TREATY

From the INTERNATIONAL SEARCHING AUTHORITY

STEPHENS S. FORD STOLOWITZ FORD COWGER LLP

PCT

621 SW MORRISON STREET, PORTLAND, OREGON 97205	SUITE 600	WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY						
		(PCT Rule 43bis.1) Date of mailing (day/month/year) 22 JUL 2009						
Applicant's or agent's file reference 5869-0102	nder an uma veg und dat Girollo Ellis y da visy de venden general y annanció de le Gregor e ten en en la	FOR FURTHER ACTION See paragraph 2 below						
International application No.	International filing date	(day/month/year) Priority date (day/month/year)						
PCT/US 09/38126	24 March 2009 (24							
International Patent Classification (IPC) o IPC(8) - H04M 1/00 (2009.01) USPC - 379/392.01 Applicant MATECH, INC.	r both national classifica	tion and IPC						
1. This opinion contains indications relating to the following items: Box No. I Basis of the opinion								
Name and mailing address of the ISA/US Mail Stop PCT, Attn: ISA/US Commissioner for Patents P.O. Box 1450, Alexandria, Virginia 22313-1450 Facsimile No. 571-273-3201	05 July 2009 (05		Authorized officer: Lee W. Young PCT Helpdesk: 571-272-4300 PCT OSP: 571-272-7774					

Form PCT/ISA/237 (cover sheet) (April 2007)

WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY

International application No.

PCT/US 09/38126

Box	No. I	Basis of this opinion
1	With re	gard to the language, this opinion has been established on the basis of:
•.	\boxtimes	the international application in the language in which it was filed.
		a translation of the international application into which is the language of a translation furnished for the purposes of international search (Rules 12.3(a) and 23.1(b)).
2.		This opinion has been established taking into account the rectification of an obvious mistake authorized by or notified to this Authority under Rule 91 (Rule 43bis.1(a))
3.		egard to any nucleotide and/or amino acid sequence disclosed in the international application, this opinion has been shed on the basis of:
	a. typ	e of material
		a sequence listing
		table(s) related to the sequence listing
	b. for	mat of material
	<u></u>	on paper
	L	in electronic form
	c. tim	e of filing/furnishing
		contained in the international application as filed
	Ī	filed together with the international application in electronic form
		furnished subsequently to this Authority for the purposes of search
4.		In addition, in the case that more than one version or copy of a sequence listing and/or table(s) relating thereto has been filed or furnished, the required statements that the information in the subsequent or additional copies is identical to that in the application as filed or does not go beyond the application as filed, as appropriate, were furnished.
5.	Additi	onal comments:

WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY

International application No.

PCT/US 09/38126

2. Citations and expl Claims 10 - 13 lack an in 'Masuda'), in view of US Regarding claim 10, Mas amplifier (para. [0045]), a and the differential input of signal filter coefficients second signal output fror transfer function from the to the second signal outp loudspeaker (abstract), v second set of filter coeffi the analog circuit (para. those of Sibbald in order Regarding claim 11, Mas pass filter (corrective filte high pass filter in the dig Regarding claim 12, Mas from the DAC, through the	Box No. V Reasoned statement under Rule 43bis.1(a)(i) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement							
Inventive step Industrial appli 2. Citations and expl Claims 10 - 13 lack an in 'Masuda'), in view of US Regarding claim 10, Mas amplifier (para. [0045]), and the differential input of signal filter coefficients second signal output fror transfer function from the to the second signal output foot the second signal output for transfer function from the to the second signal output from the second set of filter coeffithe analog circuit (para. those of Sibbald in order Regarding claim 11, Mas pass filter (corrective filter high pass filter in the dig Regarding claim 12, Mas from the DAC, through the Regarding claim 13, Mas the second signal passes.								
Industrial applia 2. Citations and expl Claims 10 - 13 lack an in 'Masuda'), in view of US Regarding claim 10, Mas amplifier (para. [0045]), a and the differential input of signal filter coefficients second signal output fror transfer function from the to the second signal output loudspeaker (abstract), v second set of filter coeffi the analog circuit (para. I those of Sibbald in order Regarding claim 11, Mas pass filter (corrective filte high pass filter in the dig Regarding claim 12, Mas from the DAC, through the Regarding claim 13, Mas the second signal passes		Claims Claims	1 - 13 None.			YES NO		
2. Citations and expl Claims 10 - 13 lack an in 'Masuda'), in view of US Regarding claim 10, Mas amplifier (para. [0045]), a and the differential input of signal filter coefficients second signal output fror transfer function from the to the second signal outp loudspeaker (abstract), v second set of filter coeffi- the analog circuit (para. Ithose of Sibbald in order Regarding claim 11, Mas pass filter (corrective filte high pass filter in the dig Regarding claim 12, Mas from the DAC, through th Regarding claim 13, Mas the second signal passes	p (IS)	Claims Claims	1 - 9 10 - 13			YES NO		
Claims 10 - 13 lack an in 'Masuda'), in view of US Regarding claim 10, Mas amplifier (para. [0045]), a and the differential input of signal filter coefficients second signal output fror transfer function from the to the second signal outpul loudspeaker (abstract), v second set of filter coeffithe analog circuit (para. Ithose of Sibbald in order Regarding claim 11, Mas pass filter (corrective filtehigh pass filter in the dig Regarding claim 12, Mas from the DAC, through the Regarding claim 13, Mas the second signal passes	plicability (IA)	Claims Claims	1 - 13 None.			YES NO		
	S 2003/0185403 A asuda teaches an a a, an differential input amplifier (para. [0nts from a first sign: om the analog circle the first and second atput from the analog, wherein the method fficients and general [0010], [0035]). First the arrow asuda teaches an alter, para. [0117]); a igital signal process asuda teaches that the analog circuit asuda teaches a sees through the second circuit (para. [0040]).	1 (Sibbald). audio circuit (aut amplifier (p. 2040], Fig. 1); al input into the uit (claim - 2, set of filter, cope circuit. Howard includes a ating an output would have anount of noise D/A converter and a A/D corsing circuit (p. 1); the second seand ADC, and authracter that and high pass 47], [0063]).	abstract, para. [0 hara. [0045]), and and a digital sig- ne analog circuit 3). Masuda doe oefficients and g wever Sibbald te digital signal pro- ut signal from the been obvious to in the audio sign DAC coupling the overter (ADC) co- ara. [0031], [003] set of filter coefficate to the second he subtracts the our	1048]), comprising: I a bridge circuit or I al processing circuit or I and generate one Is not teach the digenerating an output I aches a method o I creasing circuit ger I transfer function to I one skilled in the I I anal. I net first signal input I upling the second I pass filter (contigue pass filter (contigue pass filter) I transmission sig	an analog circui supled between to cuit configured to or more second tital signal process at signal from the fimproving the analog and transi- that is applied to art to combine the to the differential signal output from ed with a transferective filter, para- te transfer functio	t including a differential output he differential output amplifier of generate one or more first set set of filter coefficients from a signification circuit generating an attransfer function that is applied audibility of sound from a fer function from the first and the second signal output from the teachings of Masuda with all output amplifier via a first high method the analog circuit to a second function for a signal pathway a. [0117]; claim - 2, 3).		

WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY

International application No.

PCT/US 09/38126

Supplemental Box

In case the space in any of the preceding boxes is not sufficient. Continuation of:

V.2. Citations and explanations:

Claims 1 - 9 meet the criteria set out in PCT Article 33(2)-(3).

Regarding claim 1, Masuda teaches a single-transducer full duplex circuit (para. [0022]), comprising: connecting terminals for connecting to an external digital circuit including an input terminal (DIN) into which a digital reception input signal is input, an output terminal (DoUT) into which a digital transmission output signal is output, and a learning activation input terminal (ILN) (abstract, Fig. 1); an analog signal processing circuit including: an analog differential output amplifier (ADO) which amplifies the output from a D/A converter (DAC); a bridge circuit consisting of first, second, and third resistors (RI, R2, and R3) and a single transducer (ZT) which are driven by an output of the analog differential output amplifier (ADO) (Fig. 1).

Neither Masuda nor the Prior art teach or fairly suggest an analog differential input amplifier (Am) which amplifies an equilibrium signal output by the bridge circuit, wherein an analog output signal of the analog differential input amplifier (Am) is supplied to an AID converter (ADC); a digital signal processing circuit including: a signal generator (SG); a first high pass filter (HPFI) into which the digital reception input signal is input through the input terminal (DIN); a first multiplier (MULI) which multiplies the output of the high pass filter (HPFI) by a reception volume coefficient (RRXv); a second multiplier (MUL2) which multiplies the input from the signal generator (SG) by a signal volume coefficient register (RsGv) an adder (ADD) which adds the output of the first multiplier (MULI) and the output of the second multiplier (MUL2), wherein the output of the adder (ADD) is supplied to the D/A converter (DAC) which converts it into an analog signal; a first signal delayer and power calculator (DLI) which delays the output of the adder (ADD) and calculates a first moving average power value (PWI); a second signal delayer and power calculator (DL2) which delays the output of the first signal delayer and power calculator (DL2) and calculates a second moving average power value (PW2); a delayed signal memory (XA[k]) which sequentially stores the output of the second signal delayer and power calculator (DL2); a transfer function identification filter (FILm) into which the output of the delayed signal memory (XA[k]) is input; a first filter coefficient memory (HA[k]) which stores a filter coefficient corresponding to the transfer function identification filter (FILm); a second high pass filter (HPF2) into which an output of the AID converter (ADC) is input; a fourth signal delayer (DL4) into which an output of the second high pass filter (HPF2) is input; a subtracter (SUB) which subtracts an output of the transfer function identification filter (FILm) from an output of the fourth multiplier (MUL4) and calcu

Claims 2 - 9 depend either directly or indirectly from claim, and therefore meet the criteria set out in PCT Article 33(2)-(3).

Claims 1 - 13 have industrial applicability as defined by PCT Article 33(4) because the subject matter can be made or used in industry.